Skip to content

Riscv

riscv

CustomInstructionFn: TypeAlias = Callable[[Interpreter, riscv.CustomAssemblyInstructionOp, PythonValues], PythonValues] module-attribute

REGISTERS_KEY = 'registers' module-attribute

STACK_KEY = 'stack' module-attribute

RiscvFunctions

Bases: InterpreterFunctions

Source code in xdsl/interpreters/riscv.py
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
@register_impls
class RiscvFunctions(InterpreterFunctions):
    custom_instructions: dict[str, CustomInstructionFn] = {}
    bitwidth: int

    def __init__(
        self,
        *,
        bitwidth: int = 32,
        custom_instructions: dict[str, CustomInstructionFn] | None = None,
    ):
        super().__init__()
        self.bitwidth = bitwidth
        if custom_instructions is None:
            custom_instructions = {}
        self.custom_instructions = custom_instructions

    @staticmethod
    def get_reg_value(interpreter: Interpreter, attr: Attribute, value: Any) -> Any:
        if not isinstance(attr, riscv.RISCVRegisterType):
            raise InterpretationError(f"Unexpected type {attr}, expected register type")

        if not attr.is_allocated:
            return value

        name = attr.register_name

        registers = RiscvFunctions.registers(interpreter)

        if name not in registers:
            raise InterpretationError(f"Value not found for register name {name.data}")

        stored_value = registers[name]

        if stored_value != value:
            raise InterpretationError(
                f"Runtime and stored value mismatch: {value} != {stored_value} {attr}"
            )

        return value

    @staticmethod
    def set_reg_value(interpreter: Interpreter, attr: Attribute, value: Any) -> Any:
        if not isinstance(attr, riscv.RISCVRegisterType):
            raise InterpretationError(f"Unexpected type {attr}, expected register type")

        if not attr.is_allocated:
            return value

        name = attr.register_name

        if name == riscv.Registers.ZERO.register_name:
            # Values assigned to ZERO are erased
            return 0

        registers = RiscvFunctions.registers(interpreter)

        registers[name] = value

        return value

    @staticmethod
    def get_reg_values(
        interpreter: Interpreter,
        ssa_values: Sequence[SSAValue],
        python_values: tuple[Any, ...],
    ) -> tuple[Any, ...]:
        assert len(ssa_values) == len(python_values)
        return tuple(
            RiscvFunctions.get_reg_value(interpreter, ssa_value.type, python_value)
            for ssa_value, python_value in zip(ssa_values, python_values)
        )

    @staticmethod
    def set_reg_values(
        interpreter: Interpreter, results: Sequence[SSAValue], values: tuple[Any, ...]
    ) -> tuple[Any, ...]:
        return tuple(
            RiscvFunctions.set_reg_value(interpreter, result.type, value)
            for result, value in zip(results, values, strict=True)
        )

    @staticmethod
    def set_reg_values_for_types(
        interpreter: Interpreter,
        result_types: Sequence[Attribute],
        values: tuple[Any, ...],
    ) -> tuple[Any, ...]:
        return tuple(
            RiscvFunctions.set_reg_value(interpreter, result_type, value)
            for result_type, value in zip(result_types, values, strict=True)
        )

    @staticmethod
    def data(interpreter: Interpreter) -> dict[str, Any]:
        return interpreter.get_data(
            RiscvFunctions,
            _DATA_KEY,
            lambda: RiscvFunctions.get_data(interpreter.module),
        )

    @staticmethod
    def registers(interpreter: Interpreter) -> dict[StringAttr, Any]:
        return interpreter.get_data(
            RiscvFunctions,
            REGISTERS_KEY,
            lambda: {
                riscv.Registers.ZERO.register_name: 0,
                riscv.Registers.SP.register_name: RiscvFunctions.stack(interpreter),
            },
        )

    @staticmethod
    def stack(interpreter: Interpreter) -> ptr.RawPtr:
        """
        Stack memory, by default 1mb.
        """
        stack_size = 1 << 20
        return interpreter.get_data(
            RiscvFunctions,
            STACK_KEY,
            lambda: ptr.RawPtr(bytearray(stack_size), offset=stack_size),
        )

    @staticmethod
    def get_data(module_op: ModuleOp) -> dict[str, ptr.RawPtr]:
        data: dict[str, ptr.RawPtr] = {}
        for op in module_op.ops:
            if isinstance(op, riscv.AssemblySectionOp):
                if op.directive.data == ".data":
                    assert op.data is not None
                    ops = list(op.data.block.ops)
                    for label, data_op in pairs(ops):
                        if not (
                            isinstance(label, riscv.LabelOp)
                            and isinstance(data_op, riscv.DirectiveOp)
                        ):
                            raise InterpretationError(
                                "Interpreter assumes that data section is comprised of "
                                "labels followed by directives"
                            )
                        if data_op.value is None:
                            raise InterpretationError(
                                "Unexpected None value in data section directive"
                            )

                        match data_op.directive.data:
                            case ".word":
                                hexs = data_op.value.data.split(",")
                                ints = [int(hex.strip(), 16) for hex in hexs]
                                data[label.label.data] = ptr.TypedPtr.new_int32(
                                    ints
                                ).raw
                            case _:
                                raise InterpretationError(
                                    "Cannot interpret data directive "
                                    f"{data_op.directive.data}"
                                )
        return data

    @staticmethod
    def get_data_value(interpreter: Interpreter, key: str) -> Any:
        data = RiscvFunctions.data(interpreter)
        if key not in data:
            raise InterpretationError(f"No data found for key ({key})")
        return data[key]

    @staticmethod
    def get_immediate_value(
        interpreter: Interpreter, imm: IntegerAttr | riscv.LabelAttr
    ) -> int | ptr.RawPtr:
        match imm:
            case IntegerAttr():
                return imm.value.data
            case riscv.LabelAttr():
                data = RiscvFunctions.get_data_value(interpreter, imm.data)
                return data

    @impl(riscv.LiOp)
    def run_li(
        self,
        interpreter: Interpreter,
        op: riscv.LiOp,
        args: tuple[Any, ...],
    ):
        results = (RiscvFunctions.get_immediate_value(interpreter, op.immediate),)
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.MVOp)
    def run_mv(
        self,
        interpreter: Interpreter,
        op: riscv.MVOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        results = args
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.SltiuOp)
    def run_sltiu(
        self,
        interpreter: Interpreter,
        op: riscv.SltiuOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        unsigned_lhs = to_unsigned(args[0], self.bitwidth)
        imm = RiscvFunctions.get_immediate_value(interpreter, op.immediate)
        if isinstance(imm, ptr.RawPtr):
            raise NotImplementedError("Cannot compare pointer in interpreter")
        unsigned_imm = to_unsigned(imm, self.bitwidth)
        results = (int(unsigned_lhs < unsigned_imm),)
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.SltOp)
    def run_slt(
        self,
        interpreter: Interpreter,
        op: riscv.SltOp,
        args: tuple[Any, ...],
    ):
        signed_lhs = to_signed(args[0], self.bitwidth)
        signed_rhs = to_signed(args[1], self.bitwidth)
        return (int(signed_lhs < signed_rhs),)

    @impl(riscv.AddOp)
    def run_add(
        self,
        interpreter: Interpreter,
        op: riscv.AddOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        results = (args[0] + args[1],)
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.AddiOp)
    def run_addi(
        self,
        interpreter: Interpreter,
        op: riscv.AddiOp,
        args: tuple[Any, ...],
    ):
        immediate = cast(IntegerAttr[IntegerType | IndexType], op.immediate).value.data
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        results = (args[0] + immediate,)
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.SubOp)
    def run_sub(
        self,
        interpreter: Interpreter,
        op: riscv.SubOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        results = (args[0] - args[1],)
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.SlliOp)
    def run_shift_left_i(
        self,
        interpreter: Interpreter,
        op: riscv.SlliOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        imm = RiscvFunctions.get_immediate_value(interpreter, op.immediate)
        assert isinstance(imm, int)
        results = (args[0] << imm,)
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.SllOp)
    def run_shift_left(
        self,
        interpreter: Interpreter,
        op: riscv.SllOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        results = (args[0] << args[1],)
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.MulOp)
    def run_mul(
        self,
        interpreter: Interpreter,
        op: riscv.MulOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        lhs = to_signed(args[0], self.bitwidth)
        rhs = to_signed(args[1], self.bitwidth)

        results = (lhs * rhs,)
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.DivOp)
    def run_div(
        self,
        interpreter: Interpreter,
        op: riscv.DivOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        lhs = to_signed(args[0], self.bitwidth)
        rhs = to_signed(args[1], self.bitwidth)

        results = (lhs // rhs,)
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.SwOp)
    def run_sw(
        self,
        interpreter: Interpreter,
        op: riscv.SwOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        (args[0] + op.immediate.value.data).int32[0] = args[1]
        return ()

    @impl(riscv.LwOp)
    def run_lw(
        self,
        interpreter: Interpreter,
        op: riscv.LwOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        offset = RiscvFunctions.get_immediate_value(interpreter, op.immediate)
        assert isinstance(offset, int)
        results = ((args[0] + offset).int32[0],)
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.LabelOp)
    def run_label(
        self,
        interpreter: Interpreter,
        op: riscv.LabelOp,
        args: tuple[Any, ...],
    ):
        return ()

    # region F extension

    @impl(riscv.FMulSOp)
    def run_fmul_s(
        self,
        interpreter: Interpreter,
        op: riscv.FMulSOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        results = (args[0] * args[1],)
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.FMvWXOp)
    def run_fmv_w_x(
        self,
        interpreter: Interpreter,
        op: riscv.FMvWXOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        results = (convert_u32_to_f32(args[0]),)
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.FSwOp)
    def run_fsw(
        self,
        interpreter: Interpreter,
        op: riscv.FSwOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        (args[0] + op.immediate.value.data).float32[0] = args[1]
        return ()

    @impl(riscv.FLwOp)
    def run_flw(
        self,
        interpreter: Interpreter,
        op: riscv.FLwOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        offset = RiscvFunctions.get_immediate_value(interpreter, op.immediate)
        assert isinstance(offset, int)
        results = ((args[0] + offset).float32[0],)
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.FMVOp)
    def run_fmv(
        self,
        interpreter: Interpreter,
        op: riscv.FMVOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        results = args
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    # endregion

    # region D extension

    @impl(riscv.FMAddDOp)
    def run_fmadd_d(
        self,
        interpreter: Interpreter,
        op: riscv.FMAddDOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        results = (args[0] * args[1] + args[2],)
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.FAddDOp)
    def run_fadd_d(
        self,
        interpreter: Interpreter,
        op: riscv.FAddDOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        results = (args[0] + args[1],)
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.FSubDOp)
    def run_fsub_d(
        self,
        interpreter: Interpreter,
        op: riscv.FSubDOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        results = (args[0] - args[1],)
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.FMulDOp)
    def run_fmul_d(
        self,
        interpreter: Interpreter,
        op: riscv.FMulDOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        results = (args[0] * args[1],)
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.FDivDOp)
    def run_fdiv_d(
        self,
        interpreter: Interpreter,
        op: riscv.FDivDOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        results = (args[0] / args[1],)
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.FMinDOp)
    def run_fmin_d(
        self,
        interpreter: Interpreter,
        op: riscv.FMinDOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        results = (min(args[0], args[1]),)
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.FMaxDOp)
    def run_fmax_d(
        self,
        interpreter: Interpreter,
        op: riscv.FMaxDOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        results = (max(args[0], args[1]),)
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.FCvtDWOp)
    def run_fcvt_d_w(
        self,
        interpreter: Interpreter,
        op: riscv.FCvtDWOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        results = (float(args[0]),)
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.FSdOp)
    def run_fsd(
        self,
        interpreter: Interpreter,
        op: riscv.FSdOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        offset = op.immediate.value.data
        (args[0] + offset).float64[0] = args[1]
        return ()

    @impl(riscv.FLdOp)
    def run_fld(
        self,
        interpreter: Interpreter,
        op: riscv.FLdOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        offset = RiscvFunctions.get_immediate_value(interpreter, op.immediate)
        assert isinstance(offset, int)
        results = ((args[0] + offset).float64[0],)
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.FMvDOp)
    def run_fmv_d(
        self,
        interpreter: Interpreter,
        op: riscv.FMvDOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        results = args
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    # endregion

    @impl(riscv.GetRegisterOp)
    def run_get_register(
        self, interpreter: Interpreter, op: riscv.GetRegisterOp, args: PythonValues
    ) -> PythonValues:
        attr = op.res.type

        if not attr.is_allocated:
            raise InterpretationError(
                f"Cannot get value for unallocated register {attr}"
            )

        name = attr.register_name

        registers = RiscvFunctions.registers(interpreter)

        if name not in registers:
            raise InterpretationError(f"Value not found for register name {name.data}")

        stored_value = registers[name]

        return (stored_value,)

    @impl(riscv.CustomAssemblyInstructionOp)
    def run_custom_instruction(
        self,
        interpreter: Interpreter,
        op: riscv.CustomAssemblyInstructionOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        instr = op.instruction_name.data
        if instr not in self.custom_instructions:
            raise InterpretationError(
                "Could not find custom riscv assembly instruction implementation for"
                f" {instr}"
            )

        results = self.custom_instructions[instr](interpreter, op, args)
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl(riscv.ParallelMovOp)
    def run_parallel_mov(
        self,
        interpreter: Interpreter,
        op: riscv.ParallelMovOp,
        args: tuple[Any, ...],
    ):
        args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
        results = args
        return RiscvFunctions.set_reg_values(interpreter, op.results, results)

    @impl_cast(riscv.FloatRegisterType, builtin.Float64Type)
    def cast_float_reg_to_float(
        self,
        input_type: riscv.FloatRegisterType,
        output_type: builtin.Float64Type,
        value: Any,
    ) -> Any:
        return value

    @impl_attr(riscv.IntRegisterType)
    def register_value(
        self,
        interpreter: Interpreter,
        attr: Attribute,
        type_attr: riscv.IntRegisterType,
    ) -> Any:
        match attr:
            case IntegerAttr():
                return attr.value.data
            case builtin.DenseIntOrFPElementsAttr():
                assert isa(attr, DenseIntOrFPElementsAttr)
                data = attr.get_values()
                data_ptr = ptr.TypedPtr[Any].new(
                    data,
                    xtype=xtype_for_el_type(
                        attr.get_element_type(), interpreter.index_bitwidth
                    ),
                )
                return data_ptr.raw
            case _:
                interpreter.raise_error(f"Unknown value type for int register: {attr}")

bitwidth: int = bitwidth instance-attribute

custom_instructions: dict[str, CustomInstructionFn] = custom_instructions class-attribute instance-attribute

__init__(*, bitwidth: int = 32, custom_instructions: dict[str, CustomInstructionFn] | None = None)

Source code in xdsl/interpreters/riscv.py
59
60
61
62
63
64
65
66
67
68
69
def __init__(
    self,
    *,
    bitwidth: int = 32,
    custom_instructions: dict[str, CustomInstructionFn] | None = None,
):
    super().__init__()
    self.bitwidth = bitwidth
    if custom_instructions is None:
        custom_instructions = {}
    self.custom_instructions = custom_instructions

get_reg_value(interpreter: Interpreter, attr: Attribute, value: Any) -> Any staticmethod

Source code in xdsl/interpreters/riscv.py
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
@staticmethod
def get_reg_value(interpreter: Interpreter, attr: Attribute, value: Any) -> Any:
    if not isinstance(attr, riscv.RISCVRegisterType):
        raise InterpretationError(f"Unexpected type {attr}, expected register type")

    if not attr.is_allocated:
        return value

    name = attr.register_name

    registers = RiscvFunctions.registers(interpreter)

    if name not in registers:
        raise InterpretationError(f"Value not found for register name {name.data}")

    stored_value = registers[name]

    if stored_value != value:
        raise InterpretationError(
            f"Runtime and stored value mismatch: {value} != {stored_value} {attr}"
        )

    return value

set_reg_value(interpreter: Interpreter, attr: Attribute, value: Any) -> Any staticmethod

Source code in xdsl/interpreters/riscv.py
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
@staticmethod
def set_reg_value(interpreter: Interpreter, attr: Attribute, value: Any) -> Any:
    if not isinstance(attr, riscv.RISCVRegisterType):
        raise InterpretationError(f"Unexpected type {attr}, expected register type")

    if not attr.is_allocated:
        return value

    name = attr.register_name

    if name == riscv.Registers.ZERO.register_name:
        # Values assigned to ZERO are erased
        return 0

    registers = RiscvFunctions.registers(interpreter)

    registers[name] = value

    return value

get_reg_values(interpreter: Interpreter, ssa_values: Sequence[SSAValue], python_values: tuple[Any, ...]) -> tuple[Any, ...] staticmethod

Source code in xdsl/interpreters/riscv.py
115
116
117
118
119
120
121
122
123
124
125
@staticmethod
def get_reg_values(
    interpreter: Interpreter,
    ssa_values: Sequence[SSAValue],
    python_values: tuple[Any, ...],
) -> tuple[Any, ...]:
    assert len(ssa_values) == len(python_values)
    return tuple(
        RiscvFunctions.get_reg_value(interpreter, ssa_value.type, python_value)
        for ssa_value, python_value in zip(ssa_values, python_values)
    )

set_reg_values(interpreter: Interpreter, results: Sequence[SSAValue], values: tuple[Any, ...]) -> tuple[Any, ...] staticmethod

Source code in xdsl/interpreters/riscv.py
127
128
129
130
131
132
133
134
@staticmethod
def set_reg_values(
    interpreter: Interpreter, results: Sequence[SSAValue], values: tuple[Any, ...]
) -> tuple[Any, ...]:
    return tuple(
        RiscvFunctions.set_reg_value(interpreter, result.type, value)
        for result, value in zip(results, values, strict=True)
    )

set_reg_values_for_types(interpreter: Interpreter, result_types: Sequence[Attribute], values: tuple[Any, ...]) -> tuple[Any, ...] staticmethod

Source code in xdsl/interpreters/riscv.py
136
137
138
139
140
141
142
143
144
145
@staticmethod
def set_reg_values_for_types(
    interpreter: Interpreter,
    result_types: Sequence[Attribute],
    values: tuple[Any, ...],
) -> tuple[Any, ...]:
    return tuple(
        RiscvFunctions.set_reg_value(interpreter, result_type, value)
        for result_type, value in zip(result_types, values, strict=True)
    )

data(interpreter: Interpreter) -> dict[str, Any] staticmethod

Source code in xdsl/interpreters/riscv.py
147
148
149
150
151
152
153
@staticmethod
def data(interpreter: Interpreter) -> dict[str, Any]:
    return interpreter.get_data(
        RiscvFunctions,
        _DATA_KEY,
        lambda: RiscvFunctions.get_data(interpreter.module),
    )

registers(interpreter: Interpreter) -> dict[StringAttr, Any] staticmethod

Source code in xdsl/interpreters/riscv.py
155
156
157
158
159
160
161
162
163
164
@staticmethod
def registers(interpreter: Interpreter) -> dict[StringAttr, Any]:
    return interpreter.get_data(
        RiscvFunctions,
        REGISTERS_KEY,
        lambda: {
            riscv.Registers.ZERO.register_name: 0,
            riscv.Registers.SP.register_name: RiscvFunctions.stack(interpreter),
        },
    )

stack(interpreter: Interpreter) -> ptr.RawPtr staticmethod

Stack memory, by default 1mb.

Source code in xdsl/interpreters/riscv.py
166
167
168
169
170
171
172
173
174
175
176
@staticmethod
def stack(interpreter: Interpreter) -> ptr.RawPtr:
    """
    Stack memory, by default 1mb.
    """
    stack_size = 1 << 20
    return interpreter.get_data(
        RiscvFunctions,
        STACK_KEY,
        lambda: ptr.RawPtr(bytearray(stack_size), offset=stack_size),
    )

get_data(module_op: ModuleOp) -> dict[str, ptr.RawPtr] staticmethod

Source code in xdsl/interpreters/riscv.py
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
@staticmethod
def get_data(module_op: ModuleOp) -> dict[str, ptr.RawPtr]:
    data: dict[str, ptr.RawPtr] = {}
    for op in module_op.ops:
        if isinstance(op, riscv.AssemblySectionOp):
            if op.directive.data == ".data":
                assert op.data is not None
                ops = list(op.data.block.ops)
                for label, data_op in pairs(ops):
                    if not (
                        isinstance(label, riscv.LabelOp)
                        and isinstance(data_op, riscv.DirectiveOp)
                    ):
                        raise InterpretationError(
                            "Interpreter assumes that data section is comprised of "
                            "labels followed by directives"
                        )
                    if data_op.value is None:
                        raise InterpretationError(
                            "Unexpected None value in data section directive"
                        )

                    match data_op.directive.data:
                        case ".word":
                            hexs = data_op.value.data.split(",")
                            ints = [int(hex.strip(), 16) for hex in hexs]
                            data[label.label.data] = ptr.TypedPtr.new_int32(
                                ints
                            ).raw
                        case _:
                            raise InterpretationError(
                                "Cannot interpret data directive "
                                f"{data_op.directive.data}"
                            )
    return data

get_data_value(interpreter: Interpreter, key: str) -> Any staticmethod

Source code in xdsl/interpreters/riscv.py
214
215
216
217
218
219
@staticmethod
def get_data_value(interpreter: Interpreter, key: str) -> Any:
    data = RiscvFunctions.data(interpreter)
    if key not in data:
        raise InterpretationError(f"No data found for key ({key})")
    return data[key]

get_immediate_value(interpreter: Interpreter, imm: IntegerAttr | riscv.LabelAttr) -> int | ptr.RawPtr staticmethod

Source code in xdsl/interpreters/riscv.py
221
222
223
224
225
226
227
228
229
230
@staticmethod
def get_immediate_value(
    interpreter: Interpreter, imm: IntegerAttr | riscv.LabelAttr
) -> int | ptr.RawPtr:
    match imm:
        case IntegerAttr():
            return imm.value.data
        case riscv.LabelAttr():
            data = RiscvFunctions.get_data_value(interpreter, imm.data)
            return data

run_li(interpreter: Interpreter, op: riscv.LiOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
232
233
234
235
236
237
238
239
240
@impl(riscv.LiOp)
def run_li(
    self,
    interpreter: Interpreter,
    op: riscv.LiOp,
    args: tuple[Any, ...],
):
    results = (RiscvFunctions.get_immediate_value(interpreter, op.immediate),)
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_mv(interpreter: Interpreter, op: riscv.MVOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
242
243
244
245
246
247
248
249
250
251
@impl(riscv.MVOp)
def run_mv(
    self,
    interpreter: Interpreter,
    op: riscv.MVOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    results = args
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_sltiu(interpreter: Interpreter, op: riscv.SltiuOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
@impl(riscv.SltiuOp)
def run_sltiu(
    self,
    interpreter: Interpreter,
    op: riscv.SltiuOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    unsigned_lhs = to_unsigned(args[0], self.bitwidth)
    imm = RiscvFunctions.get_immediate_value(interpreter, op.immediate)
    if isinstance(imm, ptr.RawPtr):
        raise NotImplementedError("Cannot compare pointer in interpreter")
    unsigned_imm = to_unsigned(imm, self.bitwidth)
    results = (int(unsigned_lhs < unsigned_imm),)
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_slt(interpreter: Interpreter, op: riscv.SltOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
269
270
271
272
273
274
275
276
277
278
@impl(riscv.SltOp)
def run_slt(
    self,
    interpreter: Interpreter,
    op: riscv.SltOp,
    args: tuple[Any, ...],
):
    signed_lhs = to_signed(args[0], self.bitwidth)
    signed_rhs = to_signed(args[1], self.bitwidth)
    return (int(signed_lhs < signed_rhs),)

run_add(interpreter: Interpreter, op: riscv.AddOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
280
281
282
283
284
285
286
287
288
289
@impl(riscv.AddOp)
def run_add(
    self,
    interpreter: Interpreter,
    op: riscv.AddOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    results = (args[0] + args[1],)
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_addi(interpreter: Interpreter, op: riscv.AddiOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
291
292
293
294
295
296
297
298
299
300
301
@impl(riscv.AddiOp)
def run_addi(
    self,
    interpreter: Interpreter,
    op: riscv.AddiOp,
    args: tuple[Any, ...],
):
    immediate = cast(IntegerAttr[IntegerType | IndexType], op.immediate).value.data
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    results = (args[0] + immediate,)
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_sub(interpreter: Interpreter, op: riscv.SubOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
303
304
305
306
307
308
309
310
311
312
@impl(riscv.SubOp)
def run_sub(
    self,
    interpreter: Interpreter,
    op: riscv.SubOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    results = (args[0] - args[1],)
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_shift_left_i(interpreter: Interpreter, op: riscv.SlliOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
314
315
316
317
318
319
320
321
322
323
324
325
@impl(riscv.SlliOp)
def run_shift_left_i(
    self,
    interpreter: Interpreter,
    op: riscv.SlliOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    imm = RiscvFunctions.get_immediate_value(interpreter, op.immediate)
    assert isinstance(imm, int)
    results = (args[0] << imm,)
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_shift_left(interpreter: Interpreter, op: riscv.SllOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
327
328
329
330
331
332
333
334
335
336
@impl(riscv.SllOp)
def run_shift_left(
    self,
    interpreter: Interpreter,
    op: riscv.SllOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    results = (args[0] << args[1],)
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_mul(interpreter: Interpreter, op: riscv.MulOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
338
339
340
341
342
343
344
345
346
347
348
349
350
@impl(riscv.MulOp)
def run_mul(
    self,
    interpreter: Interpreter,
    op: riscv.MulOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    lhs = to_signed(args[0], self.bitwidth)
    rhs = to_signed(args[1], self.bitwidth)

    results = (lhs * rhs,)
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_div(interpreter: Interpreter, op: riscv.DivOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
352
353
354
355
356
357
358
359
360
361
362
363
364
@impl(riscv.DivOp)
def run_div(
    self,
    interpreter: Interpreter,
    op: riscv.DivOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    lhs = to_signed(args[0], self.bitwidth)
    rhs = to_signed(args[1], self.bitwidth)

    results = (lhs // rhs,)
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_sw(interpreter: Interpreter, op: riscv.SwOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
366
367
368
369
370
371
372
373
374
375
@impl(riscv.SwOp)
def run_sw(
    self,
    interpreter: Interpreter,
    op: riscv.SwOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    (args[0] + op.immediate.value.data).int32[0] = args[1]
    return ()

run_lw(interpreter: Interpreter, op: riscv.LwOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
377
378
379
380
381
382
383
384
385
386
387
388
@impl(riscv.LwOp)
def run_lw(
    self,
    interpreter: Interpreter,
    op: riscv.LwOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    offset = RiscvFunctions.get_immediate_value(interpreter, op.immediate)
    assert isinstance(offset, int)
    results = ((args[0] + offset).int32[0],)
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_label(interpreter: Interpreter, op: riscv.LabelOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
390
391
392
393
394
395
396
397
@impl(riscv.LabelOp)
def run_label(
    self,
    interpreter: Interpreter,
    op: riscv.LabelOp,
    args: tuple[Any, ...],
):
    return ()

run_fmul_s(interpreter: Interpreter, op: riscv.FMulSOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
401
402
403
404
405
406
407
408
409
410
@impl(riscv.FMulSOp)
def run_fmul_s(
    self,
    interpreter: Interpreter,
    op: riscv.FMulSOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    results = (args[0] * args[1],)
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_fmv_w_x(interpreter: Interpreter, op: riscv.FMvWXOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
412
413
414
415
416
417
418
419
420
421
@impl(riscv.FMvWXOp)
def run_fmv_w_x(
    self,
    interpreter: Interpreter,
    op: riscv.FMvWXOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    results = (convert_u32_to_f32(args[0]),)
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_fsw(interpreter: Interpreter, op: riscv.FSwOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
423
424
425
426
427
428
429
430
431
432
@impl(riscv.FSwOp)
def run_fsw(
    self,
    interpreter: Interpreter,
    op: riscv.FSwOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    (args[0] + op.immediate.value.data).float32[0] = args[1]
    return ()

run_flw(interpreter: Interpreter, op: riscv.FLwOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
434
435
436
437
438
439
440
441
442
443
444
445
@impl(riscv.FLwOp)
def run_flw(
    self,
    interpreter: Interpreter,
    op: riscv.FLwOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    offset = RiscvFunctions.get_immediate_value(interpreter, op.immediate)
    assert isinstance(offset, int)
    results = ((args[0] + offset).float32[0],)
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_fmv(interpreter: Interpreter, op: riscv.FMVOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
447
448
449
450
451
452
453
454
455
456
@impl(riscv.FMVOp)
def run_fmv(
    self,
    interpreter: Interpreter,
    op: riscv.FMVOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    results = args
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_fmadd_d(interpreter: Interpreter, op: riscv.FMAddDOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
462
463
464
465
466
467
468
469
470
471
@impl(riscv.FMAddDOp)
def run_fmadd_d(
    self,
    interpreter: Interpreter,
    op: riscv.FMAddDOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    results = (args[0] * args[1] + args[2],)
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_fadd_d(interpreter: Interpreter, op: riscv.FAddDOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
473
474
475
476
477
478
479
480
481
482
@impl(riscv.FAddDOp)
def run_fadd_d(
    self,
    interpreter: Interpreter,
    op: riscv.FAddDOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    results = (args[0] + args[1],)
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_fsub_d(interpreter: Interpreter, op: riscv.FSubDOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
484
485
486
487
488
489
490
491
492
493
@impl(riscv.FSubDOp)
def run_fsub_d(
    self,
    interpreter: Interpreter,
    op: riscv.FSubDOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    results = (args[0] - args[1],)
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_fmul_d(interpreter: Interpreter, op: riscv.FMulDOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
495
496
497
498
499
500
501
502
503
504
@impl(riscv.FMulDOp)
def run_fmul_d(
    self,
    interpreter: Interpreter,
    op: riscv.FMulDOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    results = (args[0] * args[1],)
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_fdiv_d(interpreter: Interpreter, op: riscv.FDivDOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
506
507
508
509
510
511
512
513
514
515
@impl(riscv.FDivDOp)
def run_fdiv_d(
    self,
    interpreter: Interpreter,
    op: riscv.FDivDOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    results = (args[0] / args[1],)
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_fmin_d(interpreter: Interpreter, op: riscv.FMinDOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
517
518
519
520
521
522
523
524
525
526
@impl(riscv.FMinDOp)
def run_fmin_d(
    self,
    interpreter: Interpreter,
    op: riscv.FMinDOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    results = (min(args[0], args[1]),)
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_fmax_d(interpreter: Interpreter, op: riscv.FMaxDOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
528
529
530
531
532
533
534
535
536
537
@impl(riscv.FMaxDOp)
def run_fmax_d(
    self,
    interpreter: Interpreter,
    op: riscv.FMaxDOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    results = (max(args[0], args[1]),)
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_fcvt_d_w(interpreter: Interpreter, op: riscv.FCvtDWOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
539
540
541
542
543
544
545
546
547
548
@impl(riscv.FCvtDWOp)
def run_fcvt_d_w(
    self,
    interpreter: Interpreter,
    op: riscv.FCvtDWOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    results = (float(args[0]),)
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_fsd(interpreter: Interpreter, op: riscv.FSdOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
550
551
552
553
554
555
556
557
558
559
560
@impl(riscv.FSdOp)
def run_fsd(
    self,
    interpreter: Interpreter,
    op: riscv.FSdOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    offset = op.immediate.value.data
    (args[0] + offset).float64[0] = args[1]
    return ()

run_fld(interpreter: Interpreter, op: riscv.FLdOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
562
563
564
565
566
567
568
569
570
571
572
573
@impl(riscv.FLdOp)
def run_fld(
    self,
    interpreter: Interpreter,
    op: riscv.FLdOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    offset = RiscvFunctions.get_immediate_value(interpreter, op.immediate)
    assert isinstance(offset, int)
    results = ((args[0] + offset).float64[0],)
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_fmv_d(interpreter: Interpreter, op: riscv.FMvDOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
575
576
577
578
579
580
581
582
583
584
@impl(riscv.FMvDOp)
def run_fmv_d(
    self,
    interpreter: Interpreter,
    op: riscv.FMvDOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    results = args
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_get_register(interpreter: Interpreter, op: riscv.GetRegisterOp, args: PythonValues) -> PythonValues

Source code in xdsl/interpreters/riscv.py
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
@impl(riscv.GetRegisterOp)
def run_get_register(
    self, interpreter: Interpreter, op: riscv.GetRegisterOp, args: PythonValues
) -> PythonValues:
    attr = op.res.type

    if not attr.is_allocated:
        raise InterpretationError(
            f"Cannot get value for unallocated register {attr}"
        )

    name = attr.register_name

    registers = RiscvFunctions.registers(interpreter)

    if name not in registers:
        raise InterpretationError(f"Value not found for register name {name.data}")

    stored_value = registers[name]

    return (stored_value,)

run_custom_instruction(interpreter: Interpreter, op: riscv.CustomAssemblyInstructionOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
@impl(riscv.CustomAssemblyInstructionOp)
def run_custom_instruction(
    self,
    interpreter: Interpreter,
    op: riscv.CustomAssemblyInstructionOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    instr = op.instruction_name.data
    if instr not in self.custom_instructions:
        raise InterpretationError(
            "Could not find custom riscv assembly instruction implementation for"
            f" {instr}"
        )

    results = self.custom_instructions[instr](interpreter, op, args)
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

run_parallel_mov(interpreter: Interpreter, op: riscv.ParallelMovOp, args: tuple[Any, ...])

Source code in xdsl/interpreters/riscv.py
628
629
630
631
632
633
634
635
636
637
@impl(riscv.ParallelMovOp)
def run_parallel_mov(
    self,
    interpreter: Interpreter,
    op: riscv.ParallelMovOp,
    args: tuple[Any, ...],
):
    args = RiscvFunctions.get_reg_values(interpreter, op.operands, args)
    results = args
    return RiscvFunctions.set_reg_values(interpreter, op.results, results)

cast_float_reg_to_float(input_type: riscv.FloatRegisterType, output_type: builtin.Float64Type, value: Any) -> Any

Source code in xdsl/interpreters/riscv.py
639
640
641
642
643
644
645
646
@impl_cast(riscv.FloatRegisterType, builtin.Float64Type)
def cast_float_reg_to_float(
    self,
    input_type: riscv.FloatRegisterType,
    output_type: builtin.Float64Type,
    value: Any,
) -> Any:
    return value

register_value(interpreter: Interpreter, attr: Attribute, type_attr: riscv.IntRegisterType) -> Any

Source code in xdsl/interpreters/riscv.py
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
@impl_attr(riscv.IntRegisterType)
def register_value(
    self,
    interpreter: Interpreter,
    attr: Attribute,
    type_attr: riscv.IntRegisterType,
) -> Any:
    match attr:
        case IntegerAttr():
            return attr.value.data
        case builtin.DenseIntOrFPElementsAttr():
            assert isa(attr, DenseIntOrFPElementsAttr)
            data = attr.get_values()
            data_ptr = ptr.TypedPtr[Any].new(
                data,
                xtype=xtype_for_el_type(
                    attr.get_element_type(), interpreter.index_bitwidth
                ),
            )
            return data_ptr.raw
        case _:
            interpreter.raise_error(f"Unknown value type for int register: {attr}")

pairs(els: list[_T]) -> Iterator[tuple[_T, _T]]

Source code in xdsl/interpreters/riscv.py
37
38
39
40
41
def pairs(els: list[_T]) -> Iterator[tuple[_T, _T]]:
    count = len(els)
    assert not count % 2
    for i in range(0, count, 2):
        yield els[i], els[i + 1]