Riscemu
riscemu
RISCVEmulatorTarget
dataclass
Bases: Target
Source code in xdsl/targets/riscemu.py
12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 | |
name = 'riscemu'
class-attribute
instance-attribute
unlimited_regs: bool = True
class-attribute
instance-attribute
verbosity: int = 0
class-attribute
instance-attribute
__init__(unlimited_regs: bool = True, verbosity: int = 0) -> None
emit(ctx: Context, module: ModuleOp, output: IO[str]) -> None
Source code in xdsl/targets/riscemu.py
19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 | |